Abstract. In this paper, various pulse width modulation techniques are proposed, which can minimize total harmonic distortion and enhance the output voltages in five-level inverters. Multilevel inverters are important for power electronics applications, such as flexible AC transmission systems, renewable energy sources, uninterruptible power supplies and active power filters. Two methodologies adopting phase disposition and phase opposition disposition pulse width modulation concepts are proposed in this paper. These methodologies are divided into two techniques: sinusoidal pulse width modulation which minimizes total harmonic distortion and sinusoidal pulse width modulation with zero sequence signal which enhances the output voltage. FPGA has been chosen to implement the pulse width modulation due its fast prototyping, simple hardware and software design. The simulation and experimental results are presented.
Introduction
Recently, multilevel inverters have become more attractive to researchers and industrial companies due to fast developing of high power devices, and related control techniques. Different multilevel inverter structures are cascaded H-bridge, diode clamped and flying capacitor [1] - [4] . Increasing the number of levels in the inverter without requiring higher ratings on individual devices can increase the power rating [5] . The advantages of multilevel inverters are an enhanced output voltage, reduced total harmonic distortion, and reduced voltage stress on semiconductor switches and a decrease in EMI problems [6] - [10] . In this paper, two carrier based pulse width modulation schemes, namely phase disposition and phase opposition disposition variable switching frequency multicarrier pulse width modulation, are presented. These techniques take advantage of special properties available in multilevel inverters to minimize total harmonic distortion and increase output voltage [11] - [14] . Illustrative examples are provided to demonstrate the feasibility of the proposed methods.
Three Phase Cascaded Multilevel Inverter
A three phase cascaded multilevel inverter is shown in Fig.1 . The circuit is designed for a five-level inverter consisting of 12 switches. Each DC source connected with its respective H-bridge, and generates three different output voltages, +V dc , 0, and -V dc , using various combinations of switching. The output of the multilevel inverter is synthesized by H-bridges connected in series. The number of output phase voltage levels in a cascaded inverter is given as m=2s+1, where s is the number of separate DC sources and m is the inverter level. In multilevel inverters, the amplitude modulation index Ma and the frequency ratio Mf are defined as:
In this technique, as carriers are in phase across all the bands, significant harmonic energy is concentrated at the carrier frequency. Since, it is a co-phasal component, the line to line voltage does not appear. Here, the carrier waves having variable switching frequencies of 2000 Hz and 4000Hz are compared with the reference wave of 50Hz as shown Fig.3 . Fig.3 .Phase disposition sinusoidal pulse width modulation generation.
3.1.B. Sinusoidal with Zero sequence Pulse Width Modulation
Fig . 4 shows the sinusoidal pulse width modulation with zero sequence in which a triplen harmonic voltage is added to each of the reference waveforms. The method takes the instantaneous average of the maximum and minimum of the three reference voltages (V a , V b , V c ) and subtracts the value from each of the individual reference voltages to obtain the modulation waveforms: Here, the reference wave is a sine wave with a zero sequence signal. The resulting flat topped waveform in this method allows overmodulation while maintaining excellent AC and DC spectra. This is an alternative method to improve the output voltage without entering the overmodulation range. So any carriers employed for this reference will enhance the output voltage by 15% without increasing the harmonics:
In this technique, carrier waves with variable switching frequencies of 2K Hz and 4KHz are compared with the reference wave of 50Hz as shown in Fig. 5 . Fig.5 . Phase disposition sinusoidal with zero sequence pulse width modulation generation.
Phase opposition disposition Pulse width modulation

3.2.A. Sinusoidal Pulse Width Modulation
For phase opposition disposition (POD) modulation all carrier waveforms above zero reference are in phase and are 180º out of phase with those below zero. Fig.6 demonstrates the sine-triangle method for a five level inverter. Therein, the phase modulation signal is compared with four (N-1 in general) triangle waveforms. The rules for the phase opposition disposition method, when the number of level N = 5 are (i) The N -1 = 4 carrier waveforms are arranged so that all carrier waveforms above zero are in phase and are 180º out of phase with those below zero.
(ii) The converter is switched to + V dc / 2 when the reference is greater than both carrier waveforms.
(iii) The converter is switched to zero when the reference is greater than the lower carrier waveform but less than the upper carrier waveform.
(iv) The converter is switched to -V dc / 2 when the reference is less than both carrier waveforms.
In this technique, carrier waves with variable switching frequencies of 2KHz and 4KHz are compared with the reference wave of 50Hz as shown in Fig. 7 . Fig.7 .Phase opposition disposition sinusoidal pulse width modulation generation. Fig. 8 shows the sinusoidal pulse width modulation with zero sequence in which a triplen harmonic voltage is added to each of the reference waveforms. In this technique, carrier waves with variable switching frequencies of 2KHz and 4KHz are compared with the reference wave of 50Hz as shown in Fig. 9 . Fig.9 . Phase opposition disposition sinusoidal with zero sequence pulse width modulation generation.
3.2.B. Sinusoidal with Zero Sequence Pulse Width Modulation
Results
THD and output voltage values for phase disposition and phase opposition disposition for variable switching frequency pulse width modulation are shown in Table 1 . The THD and output voltage values are less in the sinusoidal pulse width modulation technique, whereas the values are higher in the sinusoidal with zero sequence signal technique. It is determined that to minimize THD and to enhance the output voltage, that sinusoidal pulse width modulation is better than sinusoidal pulse width modulation with zero sequence signal.
TABLE 1
4.A. Simulation Results
The simulation parameters for variable switching frequency pulse width modulation are as follows: Figs. 12 and 13 show the simulated results of the phase disposition sinusoidal with zero sequence pulse width modulation of an output phase voltage and harmonic spectrum. Figs. 14 and 15 show the simulated results of the phase opposition disposition sinusoidal pulse width modulation of an output phase voltage and harmonic spectrum. The three phase output voltage waveform for the variable switching frequency phase disposition sinusoidal pulse width modulation method is shown in Fig. 18 , and the phase disposition sinusoidal pulse width modulation with zero sequence signal method is shown in Fig. 19 . The output voltage waveform for the variable switching frequency phase opposition disposition sinusoidal pulse width modulation method is shown in Fig.20 , and the phase disposition sinusoidal pulse width modulation with zero sequence signal method is shown in Fig. 21 . 
Conclusion
In this paper, two new schemes adopting the phase disposition and phase opposition disposition variable switching frequency multicarrier pulse width modulation concepts are considered. The sinusoidal pulse width modulation and sinusoidal pulse width modulation with zero sequence signal techniques are analyzed with all three methods. It is observed that the sinusoidal pulse width modulation and sinusoidal pulse width modulation with zero sequence signal in phase shifted carrier pulse width modulation gives better results than the other two methods. Here, the sinusoidal pulse width modulation strategy reduces the total harmonic distortion and the sinusoidal pulse width modulation with zero sequence signal strategy enhances the fundamental output voltage. The multilevel inverter improves the output voltage, and reduces total harmonic distortion and voltage stress on the semiconductors switches. The results are validated by simulation and experimental hardware setup.
